Teaching basic computer architecture, assembly language programming, and operating system design using RISC-V

Grenoble |


RISC-V Week

Grenoble

ohelma

Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Outline		
1	Preamble			
2	Introduction			
3	Overview of the curriculur	n		
4	Class specifics			
5	Take away			





#### Intel did it right, but ...

"[x86] mov is Turing-complete", Stephen Dolan, 2013. Actual code generator by Christopher Domas https://github.com/xoreaxeax/movfuscator

But wait, why bother with instructions?

"[x86] Page-faults are Turing-complete", Julian Bangert and Sergey Bratus, 2015.
 Actual code generator https://github.com/jbangert/trapcc

Although x86 is the mainstream desktop computer architecture, it may be worth using something else as a pedagogical vehicule!



Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Outline		
1	Preamble			
2	Introduction			
3	Overview of the curriculum			
4	Class specifics			
5	Take away			



eamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Introduction		
	ng computer engine	ering using RISC-V		
Target	students			
Bologn	In reality engi Ensimag, com Phelma, elect	n Computer Science or Elec neering schools in Grenob puter science ronic and micro-electronic oble, electronics engineer	le engineering	
Goal				
Unifyin	ng a set of classes u	sing various processors un	der the RISC-V umbrel	la



Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Outline		
<b>1</b> F	Preamble			
2	ntroduction			
3 (	Overview of the curriculum			
4	Class specifics			
<b>5</b> T	Take away			
				Grenoble INP Ensimag



### Overview of the curriculum

Basic computer architecture (Computer Science, 3rd year,  $\approx$ 250 students, Electronics Engineering, 5th year,  $\approx$ 20 students)

- digital circuit design for computer scientists
- ISA interpretation using a finite state machine + data-path

## Assembly language programming (Computer Science, 3rd year, $\approx$ 250 students)

- basic instruction usage
- function calling conventions and C ABI

### Overview of the curriculum

Computer architecture (Computer Science, 4th year,  $\approx$ 40 students)

- 5 pipeline stages processor
- multiprocessor and atomic operations

# Operating system implementation (Computer Science, 4th year, $\approx$ 75 students)

- boot, interrupt, kernel threads
- virtual memory, processes



### Overview of the curriculum

System level design in SystemC (Computer Science, 5th year,  $\approx$ 20 students)

- hardware modeling in SystemC, transaction level modeling
- modeling in SystemC with native or cross-compiled software

HW/SW system integration (Electrical Engineering, 5th year,  $\approx$ 40 students)

- performance analysis of a cache-based multiprocessing system
- HW/SW integration on FPGA



Preamble

### Overview of the curriculum

	L3/Bachelor	M1/Master	M2/Master
Ensimag	Basic computer	Operating system	System level design
	architecture	implementation	in SystemC
	Assembly language	Computer	
	programming	architecture	
Polytech			Assembly language
			programming
			Basic computer
			architecture
Phelma			HW/SW system
			integration



Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Outline		
1	Preamble			
2	Introduction			
3	Overview of the curriculum			
4	Class specifics			
5	Take away			




#### Class and practical objectives

Write VHDL code interpreting instructions to understand why a computer needs to be powered, how it might execute a program, and why it is not indefinitely fast

#### What do we provide the students?

- VHDL of an FSM squeleton and a data-path with a few missing parts
- ordered list of instructions (encoding+behavior) to implement
- test environment to check their implementation



#### What do we expect from the students?

- Proper decoding and execution of instructions with FSM+data-path
- Add missing parts in the data-path
  - condition computations for branches
  - control and status registers
  - interruptions
- Mapping on Xilinx FPGA board with 100 MHz minimal frequency target
- Own unitary test for each instruction
  - shall not depend upon future implemented instructions
  - are pretty easy develop as the micro-architecture is naïve



MIPS I neat, not so hype anymore

- all instructions are 32-bit
- ▶ 38 instructions including eret
- 3 instruction formats
- 5 immediate formats, zero or sign extended, 16-bit or 26-bit
- reg/reg instructions update rd, reg/imm instructions update rt
   sllv and srav instead of slli/srai
- delay slot, hidden from the students
- branch target computed using pc + 4
- ⇒ both former specificities assume pipeline implementations

RISC-V rv32i stylish and trendy


- all instructions are 32-bit
- 32 integer instruction including mret
- 6 instruction formats
- 6 immediate formats, sign extended, weirdly built, 12-bit or 20-bit
- all instructions update rd

- no delay slot
- branch target computed using pc as is
- ⇒ no specific implementation strategy inferred



Grenoble | Ensimag

### **Basic computer architecture**



F. Pétrot, TIMA, Univ. Grenoble Alpes (TIMA Lab)

2nd RISC-V Meeting

#### Conclusion

Complexity is alike, but RISC-V has a few interesting features:

- all instructions update rd
- no delay slot
- branch computed using pc directly
- ► strange ways to compute the immediats example: branch offset ⇐ (IR<sup>20</sup><sub>31</sub> || IR<sub>7</sub> || IR<sub>30...25</sub> || IR<sub>11...8</sub> || 0)

And is much more attractive to our students google "RISC-V processor" : "Environ 9.050.000 résultats (0,60 secondes)" google "mips processor" : "Environ 3.380.000 résultats (0,62 secondes)"

## Small demo

Sneaking into some code FPGA demo

#### Objective of the class

- writing simple programs in asm
- understand variable classes: data, heap, stack
- systematically translate 'C' statements in asm
- ABI oriented towards function calling conventions

#### What did we do in the past?

- used an x86 subset guaranteed headache, 13 different ABI running in the wild!
- moved to MIPS ISA, excluding unaligned word accesses, and MIPS 032 ABI



#### What do we provide the students?

- Cross-development environment
- QEMU mimicking system of the "Basic Computer Architecture" class
- C source code of the exercises

#### What do we expect from the students?

- assembly code written as literally as possible e.g. as generated by gcc -00
- agile usage of the cross-dev environment particularly gdb using remote connection on QEMU
- ability to call and be called from C functions
- understand low-level interrupt service routines



#### MIPS I ABI in a nutshell

- all instructions but stores have their results in right-hand-side
- registers have hardware and software names
   \$0, ..., \$31 vs \$zero, \$at, \$v0, ..., \$a0, ..., \$t0, ..., \$s0, ...
- register \$zero writable but always reads as zero
- ▶ 4 first arguments in \$a0, ..., \$a3 and return value in \$v0
- all jumps followed by a nop to avoid explaining the delay slot
- macros make use of the implicit register \$1 (\$at)



- ► macro accept weirdly written asm lines addi \$t0, 0xf00d ⇒ addi \$t0, \$t0, 0xf00d lw and sw accept constants and symbols as arguments lb \$t0, 0xdeadbeef ⇒ li \$t0, 0xdeadbeef / lb \$t0, 0(\$t0) sw \$t0, variable ⇒ la \$at, variable / sw \$t0, 0(\$at) But who knows if that is what the student meant to write ???
- sign extended or zero extended 16-bit immediates visual instruction type and constant binary decoding easy for the teacher addi \$v0,\$v0,0xffffdead ori \$v0,\$v0,0xdead > no error although zero extended
- interrupt/exception/traps all jump at same address
   everything done in software
- access to cause, status and timer related registers using two simple instructions mfc0/mtc0



RISC-V psABI quite similar in spirit to MIPS


- all instructions but stores have their results in right-hand-side
- registers have hardware and software names x0, ..., x31 vs zero, ra, ..., a0, ..., t0, ..., s0, ...
- register zero writable but always reads as zero
- ► 20 and 12 bit immediates always sign extend addi x31, x31, 0xbad ⇒ "invalid operand error" 0x00000bad ≠ 0xfffffbad
- even stranger:

li x31, 0xdeadbeef => lui x31, 0xdeadc addi x31, x31, 0xffffeef

sw and 1w accept a symbol as argument, but not a constant



- ▶ 8 first arguments in a0, ..., a7 and return value in a0
- no delay slot to hide
- access to cause, status and timer related registers using csrrw instructions
- ► only machine mode interrupt/exception/traps presented, configuration without vectors ⇒ everything done in software
- CLINT and PLIC make things more complex than MIPS to handle simple timer interrupt



#### Stack layouts

MIPS I r3	000		RISC-V rv32i		
high	5th parameter	other ones above	high addresses	f local variables	sp in calller (f)
addresses	room for \$a3	needed only if callee		ra	return address
$\downarrow$	room for \$a2	wants them back after	$\downarrow$	other registers	
$\downarrow$	room for \$a1	calling an other function	$\downarrow$	to save	
↓	room for \$a0	\$sp in caller (f)	$\downarrow$	g local variables	
4	\$ra	return address (g)	$\downarrow$	parameter <i>n</i> – 1	preparing call to
$\downarrow$	registers to be		$\downarrow$		next function h
$\downarrow$	saved		$\downarrow$	parameter 8	sp in callee (g)
$\downarrow$	local variables		low addresses		
$\downarrow$	parameter <i>n</i> – 1	when calling			
$\downarrow$		an other			
$\downarrow$	parameter 5	function (h)	A bit e	asier to explain to s	students
$\downarrow$	room for \$a3				
$\downarrow$	room for \$a2				
low	room for \$a1	for the next call (h)			



addresses

room for \$a0

\$sp in callee (g)

#### Conclusion

Complexity is alike, but RISC-V rv32i has a few interesting features:

- (very) low integer instruction count
- integer calling conventions pretty simple for fixed number of parameters
- no delay slot
- an unusual pc-relative instruction auipc

#### Small demo

Small function example QEMU demo



#### Objective of the class

- understand what happens when a computer is turned on
- understand virtual memory to physical memory translation
- ▶ learn to implement: boot, kernel threads, page tables, frame allocation (overlays ⇒ no file system, no page faults) user processes, queues, shared memory, ...
- do all that on RISC-V 64 using QEMU sifive\_u board

#### What did we do (and still do) before?

- originally developed for x86-32
- hiding quite a few stuff under the carpet
- still in use: only 2 groups over 8 did it on RISC-V last year

#### What do we provide the students?

- skeleton of code, with set of (complex) Makefiles
- header files with helper functions inline asm stuff, Linux priority queues, ...
- $\blacktriangleright$  pprox 15 userland tests stressing the implementation

#### What do we expect from the students?


- handle timer interrupts
- build all OS functions first in kernel mode starting by process creation and context switch
- add (limited) support for virtual memory
- understand that there is one page table structure per process
- add system calls to wrap the kernel OS functions

#### What changes when using RISC-V

- move to 64-bit
- boot phase can be fully written by the students no gory details of x86 legacy to skip over avoid hardwired stuffs that are hardly explainable: idt, gdt, tss, ... ⇒ still need to configure the pmp areas
- simpler interruption mechanism and implementation of system calls no implicit push of things on stack
  - $\Rightarrow$  interruption setup a bit complex: m[ei]deleg, shadow registers, ...




And page tables, somehow more complex on RISC-V



#### x86 page tables

#### RISC-V SV39 page tables





#### Conclusion

x86-32 vs RISC-V 64 fight not over!

x86 students like x86 as they know its name

x86 page table structure

x86 see only kernel and user mode

- **RISC-V** boot process from start address user mode
- RISC-V no weird hw tables to update here and there
- RISC-V no implicit stuff pushed on or popped from the stack

Overall different, allowing to go a bit more in depth on hw related matters

#### Small demo

Context creation and context switch



#### Objective of the class

- detail how simple 3/4/5/6 stage pipeline processors work bypasses, interlocks
- explain cache coherency and memory consistency issues and solutions MSI, MESI protocols, plus atomic operation support

#### What did we do (and still do) before?

CAAQA with 5-stage pipeline MIPS, like everyone does!




#### Main changes due to RISC-V in classical 5-stage pipeline

On branches

- target is pc + offset (was pc + 4 + offset)
- non-conditional branches have no delay slot
   kill (at least) 1 following instruction
- conditional branches have no delay slot either, have "complex" conditions and resolved late ⇒ kill 2 following instructions if branch taken
- $\Rightarrow$  Quite expensive, ... or add a branch predictor







#### Conclusion

Simple 5-stage pipeline implementation of RISC-V is:

- less efficient or harder branch instructions will increase the CPI or a branch predictor must be added
- a bit bigger, because pc must be propagated
- but the critical path should be shorter

Numerous atomic memory operations to present

#### No demo

Lucky you!



### System level design in SystemC (5th year, pprox 20 students)

#### Objective of the class


Class targeting an in-depth presentation of SystemC TLM concepts and modeling

- introduce the notion of virtual prototype
- show how to model and simulate a digital system in SystemC before its actual implementation
  - using "native" simulation, through dedicated hardware abstraction layer APIs
  - using an instruction accurate simulator
- build the same system on a (cheap) FPGA board and run the same software just use another implementation of the HAL

#### What did we do before?

- Originally developed around Xilinx' microblaze
  - SystemC model from the SoCLib library
  - microblaze RTL model from Xilinx

### System level design in SystemC (5th year, $\approx$ 20 students)





### System level design in SystemC (5th year, pprox 20 students)

#### Using RISC-V

#### Interest

- very parameterizable architecture
- compressed instructions

#### But needs

- simple SystemC compatible ISS
  - $\Rightarrow$  developed a SoCLib rv32imafc model (machine mode only)
- synthesizable core on Xilinx FPGAs
  - $\Rightarrow$  have (a very very slow) one from Basic Architecture class, good enough

Note that keeping in pace with Vivado hurts, ...

#### Small demo

#### Native and cross-compiled top level System execution

F. Pétrot, TIMA, Univ. Grenoble Alpes (TIMA Lab)

### HW/SW System Integration with RISC-V (5th year, pprox40 students)

#### Objective of the class

Teaching the link between HW and SW in SoCs


- SW environment (assembly, linker, ISA simul., compil., debug)
- HW environment (SoC generation, emulation, ...)
- exceptions, interrupts and traps
- multi-tasking, multi-processing and memory coherence
- development and integration of a custom peripheral with its HAL
- ► HW and SW mapping ⇒ C application on FPGA



### HW/SW System Integration with RISC-V (5th year, $\approx$ 40 students)

#### Needs


- tunable, fast to simulate HW/SW platform
- ► open source and synthesizable HW/SW SoC ⇒ FPGA evaluation
- platform widely accepted and well supported
- ⇒ Berkeley's RISC-V based Rocket Chip SoC generator





### HW/SW System Integration with RISC-V (5th year, $\approx$ 40 students)

#### **Design Flow**





HW/SW System Integration with RISC-V (5th year, pprox40 students)

#### Show impact of array placement in memory on L1 collision

```
L1 data-cache: 8 kB, 256 blocks, 32-byte each
x, y arrays of 4096 elements of 32-bit
address of x is 0x8101_0000, address of y is 0x8101_4000
```

No data reuse Only line "prefetch" effect

- paper analysis of execution to evaluate dcache miss rate
- execution with spike to gather statistics
- propose a better placement of y to avoid collision hint: make sure x and y never share a line

#### Small demo

Cache statistics with spike, with the bad choice and a good choice



### HW/SW System Integration with RISC-V (5th year, $\approx$ 40 students)

#### Real-time multi-tasking

#### Students

- analyze and complete assembly code
  - memory tasks allocation, init stacks, ...
  - save/restore contexts, switch tasks, scheduling, ...
  - time allocation: give #ticks per task
- code two simple tasks in C, e.g. increment in turn a shared variable
- simulate and debug using Spike simulator: functional validation




### HW/SW System Integration with RISC-V (5th year, $\approx$ 40 students)

#### Real-time multi-tasking

simulate the HW using the cycle-accurate bit-accurate C++ Emulator

#### T1 = T2 = 100 ticks



#### T1 = 100 ticks, T2 = 300 ticks

						T1		T2					
							γ <u> </u>						
Signals	Waves												
Time				1766	us		1				1800 u	\$	
Executing Task =	2 1	2				1	2			1		2	
Timer Interrupt -													



Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Outline		
1	Preamble			
2	Introduction			
3	Overview of the curriculum			
4	Class specifics			
5	Take away			



### Take away

#### Momentum around RISC-V brings in some freshness

#### Opportunity to renew classes

Not a revolution: basics are basics, but:

- benefit from the hype
- make student aware that x86-64 doesn't rule them all

escape complex CISC or complex RISC ISA

#### Benefit for teachers

- clean and orthogonal ISA (at least for rv32i)
- simple integer calling conventions
- stable cross-development tools, including simulators
- actual implementations on FPGA (even too many perhaps!) and ASIC

 $\Rightarrow$  useful replacement to a mix of x86/MIPS/whatever all along the curriculum,



Preamble	Introduction	Overview of the curriculum	Class specifics	Take away
		Take away		
Fear				
Are we	taking a reckless ris	sk(-v)?		



Preamble	Introduction	Overview of the	e curriculum	Class specifics	Take away
		Tha	nks		
	s/Engineers/PhD th Ited to the classes	at have	Sponsors		
Νοι	reddine Ait-Said	(IRT)			
Mat	hieu Barbe	(TIMA)		DEX	
🕨 Ama	aury Butaux	(TIMA)		<b>Jniversité Grenoble Alpes</b> Jniversité de l'innovation	
► Mar	ius Leblanc	(TIMA)			
🕨 Loïo	: Jovanovic	(TIMA)			
► Rob	oin Stieglitz	(IDEX)			
Artł	nur Vianes	(IDEX)			
🕨 🕨 Ben	loît Wallon	(TIMA)			$\sim$
					INP-UGA noble INP