

# RISC-V Week Paris



## Open Source Processor IP for High Volume SoCs

Rick O'Connor [rickoco@openhwgroup.org](mailto:rickoco@openhwgroup.org)

[@rickoco](https://twitter.com/rickoco) [@openhwgroup](https://twitter.com/openhwgroup)

[www.openhwgroup.org](http://www.openhwgroup.org)


# Outline

- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group & CORE-V Family
- OpenHW Group Status
  - Working Groups & Task Groups
- Summary



# Most chips are SoCs with many ISAs

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
- ....



*NVIDIA Tegra SoC*

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack

# Why so Many ISAs?

Must they be proprietary?

*What if there was one free and open  
ISA everyone could use across all  
computing devices?*

# What's Different about RISC-V?

- **Simple**
  - Far smaller than other commercial ISAs
- **Clean-slate design**
  - Clear separation between user and privileged ISA
  - Avoids  $\mu$ architecture or technology-dependent features
- A **modular** ISA
  - Small standard base ISA
  - Multiple standard extensions
- Designed for **extensibility/specialization**
  - Variable-length instruction encoding
  - Vast opcode space available for instruction-set extensions
- **Stable**
  - Base and standard extensions are frozen
  - Additions via optional extensions, not new versions

# RISC-V Standard Extensions

- Four base integer ISAs
  - RV32E, RV32I, RV64I, RV128I
  - Only <50 hardware instructions needed for base
- Standard extensions
  - M: Integer multiply/divide
  - A: Atomic memory operations (AMOs + LR/SC)
  - F: Single-precision floating-point
  - D: Double-precision floating-point
  - G = IMAFD, “General-purpose” ISA
  - Q: Quad-precision floating-point
  - C: compressed 16b encodings for 32b instructions
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format

Base Integer Instructions (32 64 128)			
Category	Name	Fmt	RV(32 64 128) Base
Loads	Load Byte	I	LB rd,rs1,imm
	Load Halfword	I	LH rd,rs1,imm
	Load Word	I	L{W D Q} rd,rs1,imm
	Load Byte Unsigned	I	LBU rd,rs1,imm
	Load Half Unsigned	I	L{H W D}U rd,rs1,imm
Stores	Store Byte	S	SB rs1,rs2,imm
	Store Halfword	S	SH rs1,rs2,imm
	Store Word	S	S{W D Q} rs1,rs2,imm
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt
	Shift Right	R	SRL{W D} rd,rs1,rs2
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2
	ADD Immediate	I	ADDI{W D} rd,rs1,imm
	SUBtract	R	SUB{W D} rd,rs1,rs2
	Load Upper Imm	U	LUI rd,imm
	Add Upper Imm to PC	U	AUIPC rd,imm
Logical	XOR	R	XOR rd,rs1,rs2
	XOR Immediate	I	XORI rd,rs1,imm
	OR	R	OR rd,rs1,rs2
	OR Immediate	I	ORI rd,rs1,imm
	AND	R	AND rd,rs1,rs2
AND Immediate	I	ANDI rd,rs1,imm	
Compare	Set <	R	SLT rd,rs1,rs2
	Set < Immediate	I	SLTI rd,rs1,imm
	Set < Unsigned	R	SLTU rd,rs1,rs2
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm
Branches	Branch =	SB	BEQ rs1,rs2,imm
	Branch ≠	SB	BNE rs1,rs2,imm
	Branch <	SB	BLT rs1,rs2,imm
	Branch ≥	SB	BGE rs1,rs2,imm
	Branch < Unsigned	SB	BLTU rs1,rs2,imm
	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm
Jump & Link	J&L	UJ	JAL rd,imm
	Jump & Link Register	I	JALR rd,rs1,imm
Synch	Synch thread	I	FENCE
	Synch Instr & Data	I	FENCE.I
System	System CALL	I	SCALL
	System BREAK	I	SBREAK
Counters	Read CYCLE	I	RDCYCLE rd
	Read CYCLE upper Half	I	RDCYCLEH rd
	Read TIME	I	RDTIME rd
	Read TIME upper Half	I	RDTIMEH rd
	Read INSTR RETired	I	RDINSTRET rd
	Read INSTR upper Half	I	RDINSTRETH rd

+14  
Privileged


+ 8 for M

+ 34  
for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats







# RV32I / RV64I / RV128I + M, A, F, D, Q, C



## RISC-V Reference Card

Base Integer Instructions (32/64/128)				RV Privileged Instructions (32/64/128)				3 Optional FP Extensions: RV32{F/D/Q}				Optional Compressed Instructions: RVC							
Category	Name	Fmt	RV(32/64/128) Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F/D/Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC				
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSRRW rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CL	C.LW rd',rs1',imm				
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSRRS rd,csr,rs1	Store	Store	S	FS{W,D,Q} rs1,rs2,imm		Load Word SP	CI	C.LWSP rd,imm				
	Load Word	I	LW{D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSRRC rd,csr,rs1	Arithmetic	ADD	R	FADD.{S D Q} rd,rs1,rs2		Load Double	CL	C.LD rd',rs1',imm				
	Load Byte Unsigned	I	LBU rd,rs1,imm		Atomic R/W Imm	R	CSRRWI rd,csr,imm		SUBtract	R	FSUB.{S D Q} rd,rs1,rs2		Load Double SP	CI	C.LWSP rd,imm				
	Load Half Unsigned	I	LHU rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSRRSI rd,csr,imm		MULTiply	R	FMUL.{S D Q} rd,rs1,rs2		Load Quad	CL	C.LQ rd',rs1',imm				
Stores	Store Byte	S	SB rs1,rs2,imm		Atomic Read & Clear Bit Imm	R	CSRRCI rd,csr,imm		DIVide	R	FDIV.{S D Q} rd,rs1,rs2		Load Quad SP	CI	C.LQSP rd,imm				
	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R	ECALL		SQuare Root	R	FSQRT.{S D Q} rd,rs1		Load Byte Unsigned	CL	C.LBU rd',rs1',imm				
	Store Word	S	SW{D Q} rs1,rs2,imm	Environment Breakpoint	Env. Breakpoint	R	EBREAK		Mul-Add	MultiplY-ADD	R	FMADD.{S D Q} rd,rs1,rs2,rs3		Float Load Word	CL	C.FLW rd',rs1',imm			
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2	Environment Return	Env. Return	R	ERET		MultiplY-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Double	CL	C.FLD rd',rs1',imm				
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt	Trap Redirect to Supervisor	Trap	R	MRTS		Negative MultiplY-SUBtract	R	FMNSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Word SP	CI	C.FLWSP rd,imm				
	Shift Right	R	SRL{W D} rd,rs1,rs2	Redirect Trap to Hypervisor	Redirect	R	MRTH		Negative MultiplY-ADD	R	FMNADD.{S D Q} rd,rs1,rs2,rs3		Float Load Double SP	CI	C.FLWSP rd,imm				
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt	Hypervisor Trap to Supervisor	Hypervisor	R	MRTS		Sign Inject	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2	Stores	Store Word	CS	C.SW rs1',rs2',imm			
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2	Interrupt Wait for Interrupt	Interrupt	R	WFI		Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		Store Word SP	CSS	C.SWSP rs2,imm				
Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt	MMU Supervisor FENCE	Supervisor	R	SFENCE.VM rs1		Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2		Store Double	CS	C.SD rs1',rs2',imm					
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2	<b>Optional Multiply-Divide Extension: RV32M</b>				Min/ Max	MINimum	R	FMIN.{S D Q} rd,rs1,rs2		Store Double SP	CSS	C.SDSP rs2,imm				
	ADD Immediate	I	ADDI{W D} rd,rs1,imm	<b>Category Name Fmt RV32M (Mult-Div)</b>					MAXimum	R	FMAX.{S D Q} rd,rs1,rs2		Store Quad	CS	C.SQ rs1',rs2',imm				
	SUBtract	R	SUB{W D} rd,rs1,rs2	<b>MULTiply</b>	MULTiply	R	MUL{W D} rd,rs1,rs2	Compare	Compare Float >	R	FEQ.{S D Q} rd,rs1,rs2		Store Quad SP	CSS	C.SQSP rs2,imm				
	Load Upper Imm	U	LUI rd,imm		MULTiply upper Half	R	MULH rd,rs1,rs2		Compare Float <	R	FLT.{S D Q} rd,rs1,rs2		Float Store Word	CSS	C.FSW rd',rs1',imm				
	ADD Upper Imm to PC	U	AUIPC rd,imm		MULTiply Half Sign/Uns	R	MULHSU rd,rs1,rs2		Compare Float ≤	R	FLE.{S D Q} rd,rs1,rs2		Float Store Double	CSS	C.FSD rd',rs1',imm				
Logical	XOR	R	XOR rd,rs1,rs2		MULTiply upper Half Uns	R	MULHU rd,rs1,rs2	Category	Classify Typ	R	FCLASS.{S D Q} rd,rs1		Float Store Word SP	CSS	C.FSWSP rd,imm				
	XOR Immediate	I	XORI rd,rs1,imm		DIVide	R	DIV{W D} rd,rs1,rs2	Move	Move from Integer	R	FMV.S.X rd,rs1		Float Store Double SP	CSS	C.FSDSP rd,imm				
	OR	R	OR rd,rs1,rs2		DIVide Unsigned	R	DIVU rd,rs1,rs2		Move to Integer	R	FMV.X.S rd,rs1		Arithmetic	ADD	CR.C.ADD rd,rs1				
	OR Immediate	I	ORI rd,rs1,imm		REMAinder	R	REM{W D} rd,rs1,rs2	Convert	Convert from Int	R	FCVT.{S D Q}.W rd,rs1			ADD Word	CR	C.ADDW rd',rs2'			
	AND	R	AND rd,rs1,rs2		REMAinder Unsigned	R	REMU{W D} rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.{S D Q}.WU rd,rs1			ADD Immediate	CI	C.ADDI rd,imm				
	AND Immediate	I	ANDI rd,rs1,imm		<b>Optional Atomic Instruction Extension: RVA</b>				Convert to Int	R	FCVT.W.{S D Q} rd,rs1			ADD Word Imm	CI	C.ADDIW rd,imm			
Compare	Set <	R	SLT rd,rs1,rs2	<b>Category Name Fmt RV(32/64/128)A (Atomic)</b>				Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1		Configuration	Read Stat	R	FRCSR rd		ADD SP Imm * 16	CIW	C.ADDI16SP x0,imm
	Set < Immediate	I	SLTI rd,rs1,imm	<b>Load</b>	Load Reserved	R	LR.{W D Q} rd,rs1		Configuration	Read Rounding Mode	R	FRRM rd			ADD SP Imm * 4	CIW	C.ADDI4SPN rd',imm		
	Set < Unsigned	R	SLTU rd,rs1,rs2	<b>Store</b>	Store Conditiona	R	SC.{W D Q} rd,rs1,rs2			Read Flags	R	FRFLGS rd			Load Immediate	CI	C.LI rd,imm		
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm	<b>Swap</b>	SWAP	R	AMOSWAP.{W D Q} rd,rs1,rs2			Swap Status Reg	R	FSCSR rd,rs1			Load Upper Imm	CI	C.LUI rd,imm		
Branches	Branch =	SB	BEQ rs1,rs2,imm	<b>Add</b>	ADD	R	AMOADD.{W D Q} rd,rs1,rs2			Swap Rounding Mode	R	FSRM rd,rs1			MoVe	CR	C.MV rd,rs1		
	Branch ≠	SB	BNE rs1,rs2,imm	<b>Logical</b>	XOR	R	AMOXOR.{W D Q} rd,rs1,rs2			Swap Rounding Mode	R	FESFLGS rd,rs1			SUB	CR	C.SUB rd',rs2'		
	Branch <	SB	BLT rs1,rs2,imm		AND	R	AMOAND.{W D Q} rd,rs1,rs2			Swap Rounding Mode Imm	I	FESFLGS rd,imm			SUB Word	CR	C.SUBW rd',rs2'		
	Branch >	SB	BGE rs1,rs2,imm	<b>Min/Max</b>	MINimum	R	AMOMIN.{W D Q} rd,rs1,rs2			Swap Rounding Mode Imm	I	FESFLGS rd,imm							
	Branch < Unsigned	SB	BLTU rs1,rs2,imm		MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2			Swap Rounding Mode Imm	I	FESFLGS rd,imm							
	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm		MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2			Swap Rounding Mode Imm	I	FESFLGS rd,imm							
Jump & Link	J&L	UJ	JAL rd,imm		MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2												
	Jump & Link Register	I	JALR rd,rs1,imm																
Synch	Synch thread	I	FENCE																
	Synch Instr & Data	I	FENCE.I																
System	System CALL	I	SCALL																
	System BREAK	I	SBREAK																
Counters	Read CYCLE	I	RDCYCLE rd																
	Read CYCLE upper Half	I	RDCYCLEH rd																
	Read TIME	I	RDTIME rd																
	Read TIME upper Half	I	RDTIMEH rd																
	Read INSTR RETired	I	RDINSTRET rd																
Read INSTR upper Half	I	RDINSTRETH rd																	

16-bit (RVC) and 32-bit Instruction Formats



+ C for  
64{F|D|Q}/  
128{F|D|Q}





# RV32I / RV64I / RV128I + M, A, F, D, Q, C

## RISC-V "Green Card"



### RISC-V Reference Card

Base Integer Instructions (32/64/128)				RV Privileged Instructions (32/64/128)				3 Optional FP Extensions: RV32(F/D/Q) (HP/SP,DP,OP)				Optional Compressed Instructions: RVC					
Category	Name	Fmt	RV (32/64/128) Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV(F/D/Q) (HP/SP,DP,OP)	Category	Name	Fmt	RVC		
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSR{RW} rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CL	C.LW rd',rs1',imm		
	Load Halfword	I	LH rd,rs1,imm	Atomic Read & Set Bit		R	CSR{RS} rd,csr,rs1	Store	Store	S	FS{W,D,Q} rs1,rs2,imm		Load Word SP	CI	C.LWSP rd,imm		
	Load Word	I	L{W D Q} rd,rs1,imm	Atomic Read & Clear Bit		R	CSR{RC} rd,csr,rs1	Arithmetic	ADD	R	FADD.{S D Q} rd,rs1,rs2		Load Double	CL	C.LD rd',rs1',imm		
	Load Byte Unsigned	I	LBU rd,rs1,imm	Atomic R/W Imm		R	CSR{RWI} rd,csr,imm	SUBtract	SUBtract	R	FSUB.{S D Q} rd,rs1,rs2		Load Double SP	CI	C.LWSP rd',rs1',imm		
	Load Half Unsigned	I	L{H W D}U rd,rs1,imm	Atomic Read & Set Bit Imm		R	CSR{RSI} rd,csr,imm	MULTiply	MULTiply	R	FMUL.{S D Q} rd,rs1,rs2		Load Quad	CL	C.LQ rd',rs1',imm		
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm		R	CSR{RCI} rd,csr,imm	DIVide	DIVide	R	FDIV.{S D Q} rd,rs1,rs2		Load Quad SP	CI	C.LQSP rd,imm		
	Store Halfword	S	SH rs1,rs2,imm	Change Level Env. Call	R	ECALL		SQure Root	R	FSQRT.{S D Q} rd,rs1		Load Byte Unsigned	CL	C.LBU rd',rs1',imm			
	Store Word	S	S{W D Q} rs1,rs2,imm	Environment Breakpoint	R	EBREAK		Mul-Add	MULTiply-ADD	R	FMADD.{S D Q} rd,rs1,rs2,rs3		Float Load Word	CL	C.FLW rd',rs1',imm		
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2	Environment Return	R	ERET		MULTiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Double	CL	C.FLD rd',rs1',imm			
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt	Trap Redirect to Supervisor	R	MRTS		Negative MULTiply-SUBtract	R	FMNSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Word SP	CI	C.FLWSP rd,imm			
	Shift Right	R	SRL{W D} rd,rs1,rs2	Redirect Trap to Supervisor	R	MRTH		Negative MULTiply-ADD	R	FMNADD.{S D Q} rd,rs1,rs2,rs3		Float Load Double SP	CI	C.FLDSP rd,imm			
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt	Hypervisor Trap to Supervisor	R	MRTS		Sign Inject SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2		Stores	Store Word	CS	C.SW rs1',rs2',imm		
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2	Interrupt Wait for Interrupt	R	WFI		Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		Store Word SP	CSS	C.SWSP rs2,imm			
Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt	MMU Supervisor FENCE	R	SFENCE.VM rs1		Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2		Store Double	CS	C.SD rs1',rs2',imm				
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2	<b>Optional Multiply-Divide Extension: RV32M</b>				Min/ Max	MINimum	R	FMIN.{S D Q} rd,rs1,rs2		Store Double SP	CSS	C.SDSP rs2,imm		
	ADD Immediate	I	ADDI{W D} rd,rs1,imm	Category	Name	Fmt	RV32M (Multi-Div)	MAXimum	R	FMAX.{S D Q} rd,rs1,rs2		Store Quad	CS	C.SQ rs1',rs2',imm			
	SUBtract	R	SUB{W D} rd,rs1,rs2	MULTiply	MULTiply	R	MUL{W D} rd,rs1,rs2	Compare	Compare Float	R	FEQ.{S D Q} rd,rs1,rs2		Store Quad SP	CSS	C.SQSP rs2,imm		
	Load Upper Imm	U	LUI rd,imm	MULTiply upper Half	R	MULH rd,rs1,rs2	Compare Float <	R	FLT.{S D Q} rd,rs1,rs2		Float Store Word	CSS	C.FSW rd',rs1',imm				
ADD Upper Imm to PC	U	AUIPC rd,imm	MULTiply Half Sign/Uns	R	MULHSU rd,rs1,rs2	Compare Float <=	R	FLE.{S D Q} rd,rs1,rs2		Float Store Double	CSS	C.FSD rd',rs1',imm					
Logical	XOR	R	XOR rd,rs1,rs2	MULTiply upper Half Uns	R	MULHU rd,rs1,rs2	Categoryze	Classify Typ	R	FCLASS.{S D Q} rd,rs1		Float Store Word SP	CSS	C.FSWSP rd,imm			
	XOR Immediate	I	XORI rd,rs1,imm	DIVide	DIVide	R	DIV{W D} rd,rs1,rs2	Move	Move from Integer	R	FMV.S.X rd,rs1		Float Store Double SP	CSS	C.FSDSP rd,imm		
	OR	R	OR rd,rs1,rs2	DIVide Unsigned	R	DIVU rd,rs1,rs2	Move to Integer	R	FMV.X.S rd,rs1		Arithmetic	ADD	CR	C.ADD rd,rs1			
	OR Immediate	I	ORI rd,rs1,imm	REmainder REMainder	R	REM{W D} rd,rs1,rs2	Convert	Convert from Int	R	FCVT.{S D Q}.W rd,rs1		ADD Word	CR	C.ADDW rd',rs2'			
	AND	R	AND rd,rs1,rs2	REmainder Unsigned	R	REMU{W D} rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.{S D Q}.WU rd,rs1		ADD Immediate	CI	C.ADDI rd,imm				
AND Immediate	I	ANDI rd,rs1,imm	<b>Optional Atomic Instruction Extension: RVA</b>				Convert to Int	R	FCVT.W.{S D Q} rd,rs1		ADD Word Imm	CI	C.ADDIW rd,imm				
Compare	Set <	R	SLT rd,rs1,rs2	Category	Name	Fmt	RV(32/64/128) A (Atomic)	Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1		ADD SP Imm * 16	CI	C.ADDI16SP x0,imm			
	Set < Immediate	I	SLTI rd,rs1,imm	Load	Load Reserved	R	LR.{W D Q} rd,rs1	Configuration	Read Stat	R	FRCSR rd		ADD SP Imm * 4	CIW	C.ADDI4SPN rd',imm		
	Set < Unsigned	R	SLTU rd,rs1,rs2	Store	Store Conditiona	R	SC.{W D Q} rd,rs1,rs2	Read Rounding Mode	R	FRRM rd		Load Immediate	CI	C.LI rd,imm			
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm	Swap	SWAP	R	AMOSWAP.{W D Q} rd,rs1,rs2	Read Flags	R	FRFLAGS rd		Load Upper Imm	CI	C.LUI rd,imm			
Branches	Branch =	SB	BEQ rs1,rs2,imm	Add	ADD	R	AMOADD.{W D Q} rd,rs1,rs2	Swap Status Reg	R	FSCSR rd,rs1		MoVe	CR	C.MV rd,rs1			
	Branch #	SB	BNE rs1,rs2,imm	Logical	XOR	R	AMOXOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode	R	FSRM rd,rs1		SUB	CR	C.SUB rd',rs2'			
	Branch <	SB	BLT rs1,rs2,imm	AND	R	AMOAND.{W D Q} rd,rs1,rs2	Swap Flags	R	FSFLAGS rd,rs1		SUB Word	CR	C.SUBW rd',rs2'				
	Branch >=	SB	BGE rs1,rs2,imm	OR	R	AMOOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode Imm	I	FSRMI rd,imm		Logical	XOR	CS	C.XOR rd',rs2'			
	Branch < Unsigned	SB	BLTU rs1,rs2,imm	MINimum	R	AMOMIN.{W D Q} rd,rs1,rs2	Swap Flags Imm	I	FSFLAGSI rd,imm		OR	CS	C.OR rd',rs2'				
Branch >= Unsigned	SB	BGEU rs1,rs2,imm	MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2	<b>3 Optional FP Extensions: RV(64/128) (F/D/Q)</b>				AND	CS	C.AND rd',rs2'					
Jump & Link	J&L	UJ	JAL rd,imm	MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2	Category	Name	Fmt	RV(F/D/Q) (HP/SP,DP,OP)		AND Immediate	CB	C.ANDI rd',rs2'			
	Jump & Link Register	I	JALR rd,rs1,imm	MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2	Move	Move from Integer	R	FMV.{D Q}.X rd,rs1		Shifts	Shift Left Imm	CI	C.SLLI rd,imm		
Synch	Synch thread	I	FENCE	<b>16-bit (RVC) and 32-bit Instruction Formats</b>				Move to Integer	R	FMV.X.{D Q} rd,rs1		Shift Right Immediate	CB	C.SRLI rd',imm			
	Synch Instr & Data	I	FENCE.I	CI	func4	rd/rs1	rs2	op	Convert	Convert from Int	R	FCVT.{S D Q}.(L T) rd,rs1	Shift Right Arith Imm	CB	C.SRAI rd',imm		
System	System CALL	I	SCALL	CSS	func3	imm	rd/rs1	imm	op	Convert from Int Unsigned	R	FCVT.{S D Q}.(L T)U rd,rs1	Branches	Branch=0	CB	C.BEQ rs1',imm	
	System BREAK	I	SBREAK	CIW	func3	imm	rs2	op	Convert to Int	R	FCVT.(L T).{S D Q} rd,rs1	Branches	Branch#0	CB	C.BNEZ rs1',imm		
Counters	Read CYCLE	I	RDCYCLE rd	CS	func3	imm	rs1'	imm	rd'	op	Convert to Int Unsigned	R	FCVT.(L T)U.{S D Q} rd,rs1	Jump	Jump	CJ	C.J imm
	Read CYCLE upper Half	I	RDCYCLEH rd	CSB	func3	imm	rs1'	imm	rs2'	op			Jump Register	CR	C.JR rd,rs1		
	Read TIME	I	RDTIME rd	CS	func3	imm	rs1'	imm	rs2'	op			Jump & Link	CJ	C.JAL imm		
	Read TIME upper Half	I	RDTIMEH rd	CSB	func3	offset	rs1'	offset		op			Jump & Link Register	CR	C.JALR rs1		
	Read INSTR RETired	I	RDINSTRET rd	CJ	func3	jump target		op					System	Env. BREAK	CI	C.EBREAK	
Read INSTR upper Half	I	RDINSTRETH rd															

# Outline

- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group & CORE-V Family
- OpenHW Group Status
  - Working Groups & Task Groups
- Summary

# SoC Development Cost Drivers

- Software, RTL design, Verification and Physical design account for ~90% of overall SoC development costs
- For highly differentiated IP blocks and functions, this investment is warranted
- For general purpose CPU cores an effective open-source model can drive down these development costs and increase re-use across the industry




Image Source: [Arm Ecosystem Blog](#)

# What problem are we trying to solve?

## Barriers to adoption of open-source cores

- IP quality
  - harness community best-in-class design and verification methods and contributions
- Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
- Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks



# RISC-V ISA Brings Open Source Paradigm to CPU Design



- The free and open RISC-V ISA unleashes a new frontier of processor design and innovation
- How many open source processor implementations do we need as an industry?
  - Open cores are great from a pedagogical teaching perspective, but how many is too many for widespread industry adoption?
- How does the industry, ecosystem, community organize to ensure open core success?
  - How do we establish critical mass around a handful of open cores?



# Many RISC-V Open Source Cores... ..and counting....

(source: riscv.org)



Name	Maintainer	Links	User spec	License
rocket	SiFive, UCB Bar	<a href="#">GitHub</a>	2.3-draft	BSD
freedom	SiFive	<a href="#">GitHub</a>	2.3-draft	BSD
Berkeley Out-of-Order Machine (BOOM)	Esperanto, UCB Bar	<a href="#">GitHub</a>	2.3-draft	BSD
ORCA	VectorBlox	<a href="#">GitHub</a>	RV32IM	BSD
RISCY	ETH Zurich, Università di Bologna	<a href="#">GitHub</a>	RV32IMC	Solderpad Hardware License v. 0.51
Zero-riscy	ETH Zurich, Università di Bologna	<a href="#">GitHub</a>	RV32IMC	Solderpad Hardware License v. 0.51
Ariane	ETH Zurich, Università di Bologna	<a href="#">Website</a> , <a href="#">GitHub</a>	RV64GC	Solderpad Hardware License v. 0.51
Riscy Processors	MIT CSAIL CSG	<a href="#">Website</a> , <a href="#">GitHub</a>		MIT
RiscyOO	MIT CSAIL CSG	<a href="#">GitHub</a>	RV64IMAFD	MIT
Lizard	Cornell CSL BRG	<a href="#">GitHub</a>	RV64IM	BSD

Name	Maintainer	Links	User spec	License
Minerva	LambdaConcept	<a href="#">GitHub</a>	RV32I	BSD
OPenV/mriscv	OnChipUIS	<a href="#">GitHub</a>	RV32I(?)	MIT
VexRiscv	SpinalHDL	<a href="#">GitHub</a>	RV32I[M][C]	MIT
Roa Logic RV12	Roa Logic	<a href="#">GitHub</a>	2.1	Non-Commercial License
SCR1	Syntacore	<a href="#">GitHub</a>	2.2, RV32I/E[MC]	Solderpad Hardware License v. 0.51
Hummingbird E200	Bob Hu	<a href="#">GitHub</a>	2.2, RV32IMAC	Apache 2.0
Shakti	IIT Madras	<a href="#">Website</a> , <a href="#">GitLab</a>	2.2, RV64IMAFDC	BSD
ReonV	Lucas Castro	<a href="#">GitHub</a>		GPL v3
PicoRV32	Clifford Wolf	<a href="#">GitHub</a>	RV32I/E[MC]	ISC
MR1	Tom Verbeure	<a href="#">GitHub</a>	RV32I	Unlicense
SERV	Olof Kindgren	<a href="#">GitHub</a>	RV32I	ISC
SweRV EH1	Western Digital Corporation	<a href="#">GitHub</a>	RV32IMC	Apache 2.0
Reve-R	Gavin Stark	<a href="#">GitHub</a>	RV32IMAC	Apache 2.0

# Outline

- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group & CORE-V Family
- OpenHW Group Status
  - Working Groups & Task Groups
- Summary



**OPENHW**<sup>GROUP</sup><sup>TM</sup> and

PROVEN PROCESSOR IP



**CORE-V**<sup>TM</sup>



- **OpenHW Group** is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the **CORE-V** Family of cores. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.



**OPENHW**<sup>GROUP</sup><sup>TM</sup>

PROVEN PROCESSOR IP





# CORE-V™ Family of RISC-V Cores



- Initial contribution of open source RISC-V cores from [ETH Zurich PULP Platform](#)
  - Very popular, industry adopted cores
- OpenHW Group becomes the official committer for these repositories




Core	Bits/Stages	Description
<a href="#">RISCY</a>	32bit / 4-stage	A 4-stage core that implements, the RV32IMFCXpulp, has an optional 32-bit FPU supporting the F extension and instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions.
<a href="#">Ariane</a>	64bit / 6-stage	A 6-stage, single issue, in-order CPU implementing RV64GC extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer, branch history table and a return address stack).





- 4-stage pipeline
  - RV32IMFCXpulp
  - 70K GF22 nand2 equivalent gate (GE) + 30KGE for FPU
  - Coremark/MHz 3.19
  - Includes various extensions
    - pSIMD
    - Fixed point
    - Bit manipulations
    - HW loops
- Silicon Proven
  - SMIC130, UMC65, TSMC55LP, TSMC40LP, GF22FDX




- Floating Point Unit
  - Iterative DIV/SQRT (9 cycles)
  - Parametrizable latency for MUL, ADD, SUB, Cast
  - Single cycle load, store





- Application class 64bit RV64GC processor core IP
- Linux Capable
  - Tightly integrated D\$ & I\$
  - M, S & U privilege modes
  - TLB, SV39
  - Hardware PTW
- Optimized for performance
  - Frequency: 1.5GHz (22FDX)
  - Area:~175kGE
  - Critical path: ~25logiclevels



- 6-stage pipeline
  - In-order issue
  - Out-of-order write-back
  - In-order commit





**CORE-V™**

# Proven Processor IP



- Honey Bunny 2015 GF 28nm
- Imperio 2015 UMC 65nm
- Patronus 2016 UMC 65nm
- Mr. Wolf 2017 TSMC 40nm
- Arnold 2018 GF 22FDX
- Poseidon 2018 GF 22FDX
- Drift 2018 UMC 65nm
- Atomario 2018 UMC 65nm
- Kosmodrom 2018 GF 22FDX
- Scarabaeus 2018 UMC 65nm
- VivoSoc3 2018 SMIC 110nm
- Baikonur 2019 GF 22FDX
- PLINK 2019 UMC 65nm
- Urania 2019 UMC 65nm
- Xavier 2019 UMC 65nm
- GreenWaves GAP8
- NXP Vega Board





**OPENHW™**  
GROUP  
PROVEN PROCESSOR IP



# CORE-V™ CR32 NXP VEGA Board



- Main applications running on CORE-V (RI5CY) core
- Zephyr, Micropython + drivers, all upstreamed and available on Github



## VEGA\*



## Zephyr™ Project



# Outline

- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group & CORE-V Family
- OpenHW Group Status
  - Working Groups & Task Groups
- Summary

# OpenHW Group Board of Directors

Five member board of directors

- Initial BoD appointed with staggered term
- Replacements elected by membership

- Rob Oshana, NXP (Chairman)
- Charlie Hauck, Bluespec (Treasurer)
- Alessandro Piovaccari, Silicon Labs
- Xiaoning Qi, Alibaba Group
- Rick O'Connor, OpenHW Group



# OpenHW Group structure

- On behalf of the membership, Board of Directors responsible for fulfilling the organization's purpose
- Board appoints Chairs of working groups and has final approval of working group recommendations
  - Technical Working Group and Marketing Working Group will be standing working groups
- All working group participants must be organization members
- WG Chairs report to the Board
- WGs are subject to termination if not making satisfactory progress



# Working Groups & Task Groups

- Board appoints Chairs of ad-hoc working groups and has final approval of working group recommendations
  - Technical Working Group and Marketing Working Group will be standing working groups
- Technical Working Group
  - Cores Task Group
  - Verification Task Group
  - Platform Task Group
- Marketing Working Group
  - Content Task Group
  - Events Task Group

# Verification Task Group

- Cloud Based Open Source Verification Test Bench
- All test stimulus (directed, random, compliance) is open-source and optimized to run on commercial System Verilog simulators (subsets can also run on Verilator)




Image source: © Imperas Software Ltd

# OpenHW Group Status

- Legally registered open source, not-for-profit corporation
  - International footprint with developers in North America, Europe and Asia
- OpenHW Group & CORE-V Family launched June 6<sup>th</sup>, 2019
  - Visit [www.openhwgroup.org](http://www.openhwgroup.org) for further details
- Follow us on Social media
  - Twitter [@openhwgroup](https://twitter.com/openhwgroup)
  - [LinkedIn OpenHW Group](#)
- Strong [supporting testimonials](#) from 20+ sponsors & partners
- [Join our mailing list](#) to learn how you can influence the shape of to this important open source hardware initiative.





**OPENHW**<sup>GROUP</sup><sup>TM</sup> and  
 — PROVEN PROCESSOR IP —



**CORE-V**<sup>TM</sup>



- Strong support from industry, academia and individual contributors
- Proven System Verilog core designs, processor sub-system IP blocks, verification test bench, and reference designs
- Industry proven IDEs, a wide range of RTOS/OS ports and extensive libraries to build necessary software stacks
- Validated EDA tool flows and proven PPA characteristics
- International footprint with developers in North America, Europe and Asia



**OPENHW**<sup>GROUP</sup><sup>TM</sup>  
 — PROVEN PROCESSOR IP —