

October FOLD RAISC-V 2nd Week in Paris only





Silicon At The Speed Of Software

OR RISC-V

d week

SiFive's founders are the same UC Berkeley professor and PhDs who invented and have been leading the commercial implementation of the RISC-V Instruction Set Architecture (ISA) since 2010

SiFive




SiFive in a nutshell






Massive Growth in Devices & Data






Compute Needs Are Changing



Source: Medium, Entering the world of Machine Learning




Hardware Trends: Custom Hardware To The Rescue!





Embedding Intelligence: From the Edge to the Cloud



SiFive



SiFive Core IP RISC-V Configurable Cores

	ECores 32-bit embedded cores MCU, edge computing, AI, IoT	SCores 64-bit embedded cores Storage, AR/VR, machine learning	UCORES 64-bit application cores Linux, datacenter, network baseband
7 Series	E7 Series	S7 Series	U7 Series
Highest performance: 8-stage, dual-issue	> E76-MC Compare to Cortex-M7 Quad-core 32-bit embedded processor	S76-MC No 64-bit Cortex equivalent Quad-core 64-bit embedded processor	> U74-MC Compare to Cortex-A55 MP4 Multicole four U74 cores and one S76 core
superscalar pipeline	> E76 Compare to Cortex-M7 High performance 32-bit embedded core	S76 No 64-bit Cortex equivalent High-performance 64-bit embedded to re	> Compare to Cortex-A55 High performance LInux-capable processor
3/5 Series	E3 Series	S5 Series	U5 Series
Efficient performance: 5–6-stage, single-	> E34 Compare to Cortex-R5F. E31 features + single-precision floating point	S51 features + single-precision floating point	> U54-MC Compare to Cortex-A53 Multicore application processor with four U54 cores and one S76 core
issue pipeline	> E31 Compare to Cortex-R5 Balanced porformance and efficiency	> S51 No 64-bit Cortex equivalent Low-power 64-bit MCU core	> U54 Compare to Cortex-A53 Linux-capable application processor
2 Series	CE2 Series	S2 Series	
Power & are a o timi. ed: 2- 3-stage, single-	E24 Compare to Cortex-M4F E21 + single-precision floating point	> S21 No 64-bit Cortex equivalent Area-efficient 64-bit MCU core	
issue pipeline	E21 Compare to Cortex-M4 E20 + User Mode, Atomics, Multiply, TIM		
A.	> E20 Compare to Cortex-M0+ Our smallest, most efficient core		

8

CONFIDEN



SiFive Cloud Services


- SiFive Core Designer
- Click to configure a RISC-V Core!
- RTL download in 24hrs!
- Core IP configured to your needs!

SiFive Core Designer		U7 Series				Review	
 Click to configure a RISC-V Core! RTL download in 24hrs! Core IP configured to your needs! 		Modes & ISA On-Chip Memory Ports Security Debug Interrupts Design For Test Power Management Branch Prediction	Modes & ISA	U7 Series Core Complex U7 SERIES CORE 10	Front Port 64-bit AXI4 System Port 64-bit AXI4 →		
			Number of Cores	Machine Mode - User Mode Multiply - Atomics - FP (F & D) No SCIE - O Local Interrupts			
				Perf. Optimized Brand Clock Gating Instruc. Cache 32 KiB - 8-way Instruc. TIM None No Instruction Trace	PMP 8 Regions Data Cache 32 KiB + 8-way Data Loc. Store None	Peripheral Port 64-bit AXI4 → Memory Port 128-bit AXI4 → L2 Cache 128 KiB 8-way 1 Bank	+
				Debug Module JTAG • SBA 2 HW Breakpoints 0 Ext Triggers Base: U74 Standard Core I2	PLIC 7 Priority Levels 127 Global Int.	CLINT	
			Extensions SiFive Custom Instruction Extension (SCIE) On-Chip Memory				



Quarterly updates

- SiFive delivers IP and product updates on a quarterly basis
- Q3 Update includes Nexus 5001 trace encoders
- SiFive Freedom Studio support
- Open Source RISC-V Trace Decoder now on github
 FOR RISC-V 2nd Week



SiFive Freedom Studio

SiFive



Learn More - SIFIVE.COM

- HiFive Unleashed
 - Quad Core Linux Capable CPU
 - Available via CrowdSupply
- SiFive World Tour
 - 50-City Tour
 - SiFiveTechSymposium.com

FOR RISC-V 2nd

Sir

ashed



SiFive Commercial Success





SiFive

13

SoC security best practices





RISC-V SoC needs more security



SiFive



Silicon At The Speed Of Software



and updates on SiFive architectures!

Linley Fall Processor Conference 2019

Santa Clara, CA., USA October 23rd & 24th