

# The seL4<sup>®</sup> Microkernel

Taking Security to the Next Level

Gernot Heiser, UNSW Sydney and seL4 Foundation

https://sel4.systems/

#### The Highlight of the Past Year



#### seL4 is verified on RISC-V!



The OS kernel is the lowest level of software running on a computer system. It is the code that executes in privileged mode (S-mode in RISC-V; M-mode is reserved for microcode/firmware). The kernel is ultimately responsible for the security of a computer system.

## Background: What is **Sel** 4?



seL4 is an open source, high-assurance, high-performance operating system microkernel







seL4 is the most trustworthy foundation for safety- and security-critical systems



Already in use across many domains: automotive, aviation, space, defence, critical infrastructure,

cyber-physical systems, IoT, industry 4.0, certified security...



## The Benchmark for Performance

Latency (in cycles) of a round-trip cross-address-space IPC on x64

	Source	seL4	Fisco.0C	Zircon
World's fastest microkernel!	Mi et al, 2019	986	<b>2717</b>	8157
	Gu et al, 2020	1450	3057	8151
	seL4.systems, Nov'20	797	N/A	N/A
			Temporary performance regression in Dec'19	

Sources:

- Zeyu Mi, Dingji Li, Zihan Yang, Xinran Wang, Haibo Chen: "SkyBridge: Fast and Secure Inter-Process Communication for Microkernels", EuroSys, April 2020
- Jinyu Gu, Xinyue Wu, Wentai Li, Nian Liu, Zeyu Mi, Yubin Xia, Haibo Chen: "Harmonizing Performance and Isolation in Microkernels with Efficient Intra-kernel Isolation and Communication", Usenix ATC, June 2020
- seL4 Performance, <u>https://sel4.systems/About/Performance/</u>, accessed 2020-11-08

RISC-V Week, 2021-03-30



#### Unique Verification by Mathematical Proof



#### What Does This Mean?

#### Kinds of properties proved

- Behaviour of C code is fully captured by abstract model
- Behaviour of C code is fully captured by executable model
- Kernel never fails, behaviour is always well-defined
  - assertions never fail
  - will never de-reference null pointer
  - will never access array out of bounds
  - cannot be subverted by misformed input

• ...

- All syscalls terminate, reclaiming memory is safe, ...
- Well typed references, aligned objects, kernel always mapped...
- Access control is decidable



Can prove further properties on abstract level!

## Verification of Binary (RISC-V in Progress)



Sel

#### How Can I Use It?



- Open source (GPL v2): Download from https://github.com/sel4
- But keep in mind: seL4 is an OS microkernel and hypervisor, not an OS!
- Many OS components available on the seL4 GitHub



#### How Can I Use It?

- Open source (GPL v2): Download from https://github.com/sel4
- ✓ But keep in mind: seL4 is an OS microkernel and hypervisor, not an OS!
- Many OS components available on the seL4 GitHub
- Alternative: HENSOLDT Cyber's TRENTOS





#### Incremental Cyber-Retrofit: DARPA HACMS





RISC-V Week, 2021-03-30

#### **ULB** Architecture





## Incremental Cyber Retrofit





#### Incremental Cyber Retrofit





RISC-V Week, 2021-03-30	Gernot Heiser: The seL4 Microkernel	14

#### **Incremental Cyber Retrofit**





RISC-V Week, 2021-03-30	Gernot Heiser: The seL4 Microkernel	15



#### So, Why Aren't We Done?



What's the Issue with Temporal Isolation?



#### **Safety: Timeliness**

Execution interference

#### **Security: Confidentiality**

• Leakage via timing channels





## Cause: Competition for HW Resources



Affect execution speed

- Inter-process interference
- Competing access to micro-architectural features
- Hidden by the HW-SW contract!

Solution: *Time Protection* – Eliminate interference by preventing sharing

RISC-V Week, 2021-03-30

#### Time Protection: Partition all Hardware State



SP

RISC-V Week, 2021-03-30



## Temporal Partitioning: Flush on Switch

Must remove any history dependence!



## **Evaluation: Prime & Probe Attack**





1. Fill cache with own data

2. Touch *n* cache lines

Input signal

- 2.
- 3. Traverse cache,

measure execution time

#### Output signal

#### Methodology: Channel Matrix





Channel matrix:

- Conditional probability of observing output signal (t), given input (n)
- Represented as heat map:
  - bright: high probability
  - dark: low probability

RISC-V Week, 2021-03-30

#### **Applying Time Protection**





#### D-cache channel on Haswell, time protection

RISC-V Week, 2021-03-30

#### Challenge: Broken Hardware



#### BHB channel on x86 Sky Lake, no mitigation



#### BHB channel on x86 Sky Lake, time protection

#### **Challenge: Broken Hardware**





#### BHB channel on Arm Cortex A53, time protection



RISC-V Week, 2021-03-30

#### **RISC-V** To The Rescue!

New instruction fence.t: flush of *all* microarchitectural state in ETH Ariane processor and evaluated channels on FPGA implementation



RISC-V Week, 2021-03-30

Gernot Heiser: The seL4 Microkernel

**Best Paper** 

Similar result for all other channels

[Wistoff et all, DATE'21]



#### **On-Going Work**





## How Can We Verify Time Protection?

Assume we have:

- hardware that implements a suitable contract,
- a formal specification of that hardware,

can we prove that our kernel eliminates all timing channels?



#### Proving Temporal Partitioning



Prove: flush all non-partitioned HWNeeds model of stateful HW

- Somewhat idealised on present HW ... but matches our Ariane
- Functional property
- 1.  $T_0 = current_time()$
- 2. Switch user context
- 3. Flush on-core state
- 4. Touch all shared data needed for return
- 5. while (T0+WCET < current\_time());
- 6. Reprogram timer
- 7. return

Prove: padding is correct – how?

Prove: access to shared data is deterministic

- Each access sees same cache state
- Needs cache model
- Functional property



#### **Use Minimal Abstraction of Clocks**

**Abstract clock = monotonically increasing counter** Operations:

- Add constant to clock value
- Compare clock values

To prove: padding loop terminates as soon as **clock ≥ T0+WCET** 

• Functional property!

RISC-V Week, 2021-03-30

#### Status



- Published analysis of hardware mechanisms (APSys'18) Best Paper
- Verify Published time protection design and analysis (EuroSys'19) Best Paper
  - demonstrated effectiveness within limits set by hardware flaws (Arm, x86)
- Published planned approach to verification (HotOS'19)
- ✓ Published minimal hardware support for time protection (DATE'21) Best Paper
  - evaluation demonstrated efficacy and performance
- > Working on:
  - Integrating time-protection mechanisms with clean seL4 model
    - Done: Rebased experimental kernel off latest seL4 mainline (x86, Arm, RISC-V)
    - In progress: Real system model that integrates the mechanisms
  - Proving timing-channel absence (on conforming hardware)
    - **Done:** Confidentiality proofs for flushing and time padding on simplified HW model
    - In progress: Include pre-fetching of data
    - To do: Extend to realistic hardware model





Defining the state of the art in trustworthy operating systems for over 10 years Now proved correct on RISC-V!

#### **Further Reading:**

- About seL4: https://sel4.systems/
- seL4 whitepaper: https://sel4.systems/About/seL4-whitepaper.pdf
- seL4 Foundation: https://sel4.systems/Foundation



## Questions?

RISC-V Week, 2021-03-30

Gernot Heiser: The seL4 Microkernel

34