

# **CMP Services for ASIC Prototyping, An Overview**

**Kholdoun TORKI** 

CMP

Circuits Multi-Projets<sup>®</sup> 46, Avenue Félix Viallet, 38031 Grenoble, France https://mycmp.fr Kholdoun.Torki@mycmp.fr









Horizon 2020 European Union funding for Research & Innovation

# MPW services for prototyping and Low Volume Production

CMP makes available and affordable **advanced CMOS**, MEMS, Photonics technologies as well as **mature and/or niche market technologies** to cover a wide range of applications.

Affordable prototyping service CMP shares manufacturing cost of ICs prototyping and small volumes.

From layout to chips

#### Technical supports

- CMP provides supports & training
- for Design Kit implementation and usage
- CMP offers several companion services for packaging and test.



#### Technology Portfolio in 2021 (1/2)





# cmp

# Technology Portfolio in 2021 (2/2)





3D-IC	CEA-LETI	UBM, micro-bumps, RDL, TSV / 3D assembly / Open3D	
	ams	0.35um 4 LM Active or Passive Interposer + UBM	
	ams	UBM + Bumps at Wafer Level on 0.35µ	
	ST	UBM + Copper pillar at Wafer Level (processes on 300mm wafers)	
1	ON Semi	Passive Interposer + UBM	
· ·			





#### History of CMP technology portfolio



#### Worldwide service & partnership



Since 1981, over 614 customers from 71 countries have been served, more than 8100 projects have been prototyped through 1043 MPW runs and 74 different technologies have been interfaced.



#### Activity in 2020

Courses.



Ċ





#### CMOS/BiCMOS/Advanced CMOS ICs

Long lasting success story of ams & STMicroelectronics **CM** 

Thick Metal and MIM available in C35B4M3



0.35µm CMOS-RF process cross section



High speed SiGe HBT transistor (courtesy of STMicroelectronics)



#### **Design-Kit distribution**

**CMP distributes Design-Kits (DKs),** containing technology files, models, and comprehensive set of standard cell libraries.

More than 40 different design-kits are supported by CMP, corresponding to IC's, Photonic IC's or MEM's technologies from different foundries.

DKs are delivered after signature of a NDA/CLA and upon conditions that :

- The provider agrees
- The designs are submitted to CMP for fabrication.
- Users are updated with new versions when available.
- Technical support is provided through a HelpDesk
- Training are available for ST 28nm FDSOI aand 55nm SiGe
- Tutorials are provided as add-ons to Design-Kits.



# All-In-One CRM Web Interface:

- Make DK Access Request
- Track Administrative Process
- Access to the HelpDesk & FAQ
- > Tape-Out Submission

# https://crm.mycmp.fr

				C	noose widgets to display
sign kit requests 🔹 💙					
~					×
ishboard			- 11		
	Messages waiting for cepty			Laterd conformer login	
auits	O International CITE	11 November	î.	<ul> <li>Lasert Gifts</li> <li>Lasert Symmetry Serving Law,</li> </ul>	
unting	C Deservationment.clill in units stepsed	14 million age		<ul> <li>Introduction</li> <li>Introduction</li> <li>Introduction</li> <li>Internet internet</li> </ul>	
tings	C Insin AL America (1981) N-Hault Ins 7, Song, Service per error			Charm Hant (2020) invents of (adjourn inclinge)     Konitese (Biol/22) appartix	A france age 3 france age
	Para - O Desint ML result (1722 di Alfrica anter cinte	2.000.000		<ul> <li>Terration (2017)/02221</li> <li>Ant. (* opposition (sprawing finitesity), Statemanistics - Spraw (int. (*New))</li> </ul>	

myCMP<sup>®</sup> CRM Web interface

#### Submission on Shuttle runs

MPW run Calendar in 2021												
2015   2016   2017   2018   2019   2020   <b>2021</b>   2022												
STMicroelectronics	Jan	Feb	Mar	Арг	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
IC 28nm CMOS28FDSOI			29						20			
IC 55nm BiCMOS055					31						2	
IC 65nm CMOS065					24						2	
IC 130nm BiCMOS9MW			1			7				29		
IC 0.16µm BCD8sP					21				17			
IC 0.16µm BCD8s-SOI				30								
ams	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
IC 0.35µm BARC C35B4OA		22				28				25		
IC 0.35µm C35B4C3		22				28				25		
IC 0.35µm ARC C35B4O1		22				28				25		
IC 0.35µm RF C35B4M3		2							27			
IC 0.35µm H35B4D3					3						8	
IC 0.35µm S35D4M5		2							27			
MEMSCAP			Mar	Apr	May			Aug	Sep	Oct	Nov	Dec
MEMS Specific MEMS technologies PolyMUMPs		16				17				19		
MEMS Specific MEMS technologies SOIMUMPs			2				9				2	
MEMS Specific MEMS technologies PiezoMUMPs	12				4			24				
IRT Nanoelec/CEA-LETI			Mar	Арг	May				Sep	Oct		Dec
Si-Photonics IC Si-220		15										1
Si-Photonics IC Si-310									6			
SiN-Photonics IC Si3N4-800				26								
ON Semiconductor			Mar	Арг	May			Aug	Sep	Oct	Nov	Dec
IC 0.18µm CMOS ONC18MS		1		6		7		9		11		6
IC 0.18µm CMOS HV ONC18-I4T		1		6		7		9		11		6
IC 0.35µm CMOS ONC35U				12			1		13			1
IC 0.35µm CMOS HV ONC35-I3T25U				12			1		13			1
IC 0.35µm CMOS HV ONC35-I3T50U			1		25				1			1
AMF			Mar	Apr	May			Aug	Sep	Oct	Nov	Dec
Si-Photonics IC SiP			22							25		
em microelectronic			Mar	Арг	May			Aug	Sep	Oct	Nov	Dec
IC 0.18µm CMOS EMALP018 logic		2				1				4		
Teem Photonics			Mar	Apr	May				Sep	Oct		Dec
Glass-photonics IC ioNext-NIR			22			21				25		
Glass-photonics IC ioNext-VIS			22			21				25		

CMP supports a wide portfolio of technology nodes, with shuttles runs available for each.

More than **70 runs** are planned in 2021







Wire bonding

- Standard & custom packages
- Bonding diagram check & validation
- Ceramic & plastic packages
- Wedge & ball bonding



Correct





Silicon INTERPOSER MPWs on ams 0.35 µm 4 ML (3+1 Thick) Active (Front & Backend) & Passive (Backend)

Wafer-level Bumping on any ams 0.35 Evenly distributed array over chip surface Connections to CMOS pads with RDL layer I/O Pitch compatible PCB assembly processes

UBM deposited (Ni/Pd/Au)

courtesy of ams RD

Silicon Interposer

Cross section

Wafer-level Bumping on MPW run in 300mm Copper Pillar + Sn/Ag alloy capping Small Diameter / Height: 62µm / 65 µm Fine pitch (down to 90µm)

## Advanced packaging

WB Pads



Top View

**Courtesy STMicroelectronics** life.augmente



UBM

From layout to chips

ĊM

Sec. as



## https://mycmp.fr

cmp@mycmp.fr









Horizon 2020 European Union funding for Research & Innovation