Variability-aware Deep Sub-Micron Low-**Energy Designs for IoT RISC-V Processors**

Bob Vanhoof, Clara Nieto Taladriz, Wim Dehaene MICAS, Department of Electrical Engineering (ESAT), KU Leuven

loT minimum energy consequences

Energy efficiency

Static Noise Margin in memory cells

Strategy: Replica monitors in each local block for individual block compensation, controlled by RISC-V SYSTEM OVERVIEW



Delivery vdd_cells monitor Zynq 7000 ADC monitor periphery moni er moni out cell control SNM MEASUREMENT 3a. Sweep ground lift 2. Calculate SNM .. Measure inverter curves SNMIow --- Leakage ∽ 360 200 5 드 340 ^o 320 150 300 100 150 200 250 300 350 300 350 400 450 60 50 VSS [mV] SNM [mV] in [mV] 3b. Sweep bulks 3c. SNM in all LB's pbulk [mV 200 300 - SNM(pbulk) --- SNM(nbulk



1. Determine the detection window *Twin*: via the

error-rate estimation of the timing error PDFs.

2. Identify the critical cells according to *Twin* and place a transition detector (TD) next to them.





3. OR the TDs output. Find semi-optimal

the TDs physical location.

placement for DYN-OR gates based on

TDs and DY-OR elements in the core area of RISC-V processor



4. Error correction integration. This work: clock gating/stretching.

Strategy: RISC-V with Endpoint detection (ED)





2. Determine the number of monitors to insert and their detection window (DW) size. **3. OR TDs output based on the physical location.** 4. Error correction? If prediction no needed.



-600

12

2

4

10

12

8

Alternative strategy: Forward Error Correction

increase ret. voltage bulk boost

RISC-V error processor

-300 -400 -500

Proposal: Integrated error processor for timing and retention errors

Use already present building blocks:

-100

wait for timeout lower ret. voltage

-200

- 1) RISC-V interrupt handler :
- to boost the core voltage when timing errors occur - to periodically check the status of the SRAM
- 2) ADC/DAC pair: test of the SRAM monitors



Results for timing detection





Strategy: Block-oriented Endpoint detection

Target: Register File, as its power consumption is 47.5% of the RISC-V total consumption.





KU LEUVEN

[1] W. Dehaene, R. Uytterhoeven, C. Nieto Taladriz Moreno, and B. Vanhoof, "Dealing with the Energy Versus Performance Tradeoff in Future CMOS Digital Circuit Design," 2020. doi: 10.1007/978-3-030-18338-7_7. [2] H. Reyserhove and W. Dehaene, "A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM Cortex-M0 MCUs," IEEE Journal of Solid-State Circuits, vol. 52, no. 7, 2017, doi: 10.1109/JSSC.2017.2693241. [3] R. Uytterhoeven and W. Dehaene, "Completion Detection-Based Timing Error Detection and Correction in a Near-Threshold RISC-V Microprocessor in FDSOI 28nm," IEEE Solid-State Circuits Letters, vol. 3, pp. 230–233, 2020. [4] B. Vanhoof and W. Dehaene, "SRAM With Stability Monitoring and Body Bias Tuning for Biomedical Applications," IEEE Solid-State Circuits Letters, vol. 5, pp. 29–32, 2022, doi: 10.1109/LSSC.2022.3151216.

