SiFive – The Founder and Leader in RISC-V Computing

300+ design wins

100+ companies

8 of 10 top semiconductor companies work with us
Leading the RISC-V revolution

We invented RISC-V

SiFive’s founders are the same UC Berkeley professor and PhDs who invented and have been leading the commercialization of the RISC-V Instruction Set Architecture (ISA) since 2010.
SiFive global presence

Presence
- 10+ Offices
- 500+ Employees (420+ Engineers)

World Leading R&D
- Inventors of RISC-V
- 100+ PhDs
- Highly experienced Processor team (e.g., Arm, Apple, AMD)

Backed by the World’s Most Innovative VCs, Silicon Companies
Undisputed leader in RISC-V computing
Complete portfolio of processors from embedded to high-performance computing

<table>
<thead>
<tr>
<th>CPU Cores</th>
<th>AI Cores</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SiFive Essential™</strong>&lt;br&gt;32 and 64-bit Processors</td>
<td><strong>SiFive Intelligence™</strong>&lt;br&gt;Scalable AI Processors</td>
</tr>
<tr>
<td>✦ Microcontrollers, IoT devices, real-time control, control plane processing</td>
<td>✦ Edge AI, Cloud, Training, Inference</td>
</tr>
<tr>
<td>✦ Highly customizable to application specific requirements</td>
<td>✦ Very high performance and efficiency for AI workloads (vector processing)</td>
</tr>
<tr>
<td>✦ Mature, industry proven designs</td>
<td>✦ Built on top of RISC-V Vectors and the SiFive Intelligence Extensions</td>
</tr>
<tr>
<td><strong>SiFive Performance™</strong>&lt;br&gt;64-bit Application Processors</td>
<td></td>
</tr>
<tr>
<td>✦ Networking, Infrastructure, Enterprise, Consumer</td>
<td></td>
</tr>
<tr>
<td>✦ Highest performance, most advanced RISC-V Processor available</td>
<td></td>
</tr>
<tr>
<td>✦ Scale out, high performance, processing capabilities with vector compute</td>
<td></td>
</tr>
</tbody>
</table>

©2022 SiFive
SiFive RISC-V processor IP portfolio

SiFive® Intelligence™

X200-Series
Optimal AI Acceleration
SW + HW Solutions

X280
AI processor for Edge and DataCenter ML applications
AI acceleration instructions
512b vector register length

SiFive® Performance™

P200-Series
Performance efficiency
Integrated Vectors

P270
Optimized performance
Vector processor
256b vector register length
9 Stage Vector pipeline

P500-Series
High performance
3-wide OoO Superscalar

P550
>8.6 SpecINT2k6/GHz
Application processor
13 Stage Pipeline
Multi-core, multi-cluster

SiFive® Essential™

2-Series
Power & area optimized
2-3 stage single-issue

6-Series
Performance efficiency
8 stage single-issue

7-Series
High performance
8 stage Superscalar

U6
64-bit, High performance

U7
64-bit, Superscalar perf.

64-bit high-performance Linux capable application processors

Scalable from Microcontrollers to HPC

64/32-bit real time scalable performance deeply embedded processors

High Performance
Broades Portfolio
Relentless Innovation

©2022 SiFive
The future of RISC-V has no limits