



# OpenHW Group CORE-V Cores Roadmap

Davide Schiavone, <u>davide@openhwgroup.org</u> twitter: <u>@DavideSchiavo10</u> Spring 2022 RISC-V Week



© OpenHW Group



#### CORE-V<sup>®</sup> Cores Roadmap CORE-V CVA6 (CV64A6, CV32A6) **Application** TRL-5 CVA5/6 32/64b, Linux-capable, ASIC/FPGA **CV32A5** TRL-4 **FPGA-optimized** TRL-3 **CV32E41P** \* Unratified **CV32E40P** Zfinx\* and Zce\* proof of concept TRL-5 **RISC-V** extensions **RV32IMC verified** CV32E40Pv2 TRL-5 PULP and FPU verification CVE4 Embedded **CV32E40S** TRL-5 Security Extensions



#### CORE-V Cores



OpenHW Group is specialized in designing open-source, industrial-quality, competitive RISC-V cores

First two cores *RI5CY* and *Ariane* donated by ETH Zurich to take them from academic to industrial grades through

- Improved Documentation and repository structure
- Industrial Verification via the open-source core-v-verif project
- Maintenance rules to enable versions compatibility and support

#### The **CORE-V Family** continues to grow...



#### CORE-V Cores P/N Syntax







#### OpenHW Project Framework

#### Gate



#### Purpose

Green-light of project concept by TWG

Full project launch approval by TWG

Communicate project plan to TWG, (allowing member participation and review

#### Criteria



Proposed scope, initial view of the components and features, why do this project?

Outline of the requirements, features, components, project supporters, risks, high level schedule

Project plan full checklist, project methodology. initial agile backlog, requirements specification

Completion of releasable project content RTL Freeze checklist or other final checklist has been completed

#### TRL Scale

DEA	TRL-0	Idea Unproven product/technology idea
	TRL-1	Basic research Basic principles observed
	TRL-2	Concept formulation Potential application found and validated. Basic principles have been studied and practical applications identified
&D	TRL-3	Proof-of-Concept A crude POC prototype is crafted, demonstrating the core technology (principle) feasibility
æ	TRL-4	Component and/or Breadboard Lab prototype Start of engineering R&D: multiple component and subsystems are tested in lab environment.
ELOPMENT	TRL-5	Subsystems designed and tested in a real life Validation of the subsystems and engineering units with rigorous testing in relevan (real life) environment
	TRL-6	Functional prototype system (alpha prototype Ingration of the previously designed sub-systems into a functional ALPHA prototype with first tests
DEVB	TRL-7	"Field" demonstration prototype system Working model or prototype (still ALPHA) demonstrated in relevant environment
UCTION	TRL-8	BETA prototype (commercial ready system) A "flight qualified design" embracing DFM approach. Batch production launched and product is being implemented for the intended purpose
PROD	TRL-9	Commercial application. Successful mission Mass-production. Product/technology is available to all customers



#### OpenHW Technology Outputs

OpenHW IP Adopters

#### © OpenHW Group



# CORE-V Embedded-class Cores



7

#### CV32E40P-PF/TRL5

- 4-stage, in-order, single-issue
- RV32IM[F]CZicount\_Zicsr\_Zifencei [PULP\_XPULP][PULP\_CLUSTER][PULP \_ZFINX]
- M-mode, CLINT, OBI
- 'RTL Freeze' achieved
  - RV32IMC extensions verified
  - Step&Compare with Imperas as reference model (100% coverage)
  - Interrupts and Debug
- Activities on RVFI interface
  - Facilitating sim-based step&compare verification FSM and formal verification





# CORE-V<sup>™</sup>MCU Tapeout 2<sup>nd</sup> half 2022





- Real Time Operating System (e.g. FreeRTOS) capable ~600+MHz CV32E4 MCU
- Embedded FPGA fabric with hardware accelerators from QuickLogic
- Multiple low power peripheral interfaces (SPI, GPIO, I2C, HyperRAM, CAMIF, etc) for interfacing with sensors, displays, and connectivity modules

• Built in 22FDX with



## CV32E40P:V2 - PL/TRL3



- RV32PULP\_XPULP extensions
  - Verification and Reference Model
  - Moving the existing instructions to the RISC-V **custom space** 
    - use of custom-0, custom-1, custom-2, and custom-3
  - SW support with upstream GCC and LLVM compiler

#### RV32F extensions

- Verification
- Project goal: industrial grade (TRL 5)





#### CI Flow to keep CV32E40P's sanity



As the RTL changes to the CV32E40P continue (e.g., moving to the custom instruction space, fixing bugs related to RV32F and RV32XPULP instructions), we need to ensure that the verified part of the core (RV32IMC) is kept **formally equivalent** (logical equivalent checking LEC)

To achieve this, we DO NOT allow PPA optimizations or any other NON-LOGICAL-EQUIVALENT modifications to the verified part of the core

 this avoid compatibility issues and re-run of time-consuming verification routines

This is guaranteed by a **GitHub action running on AWS servers** 

• each PR approved by OpenHW Group staff needs to pass the Logical Equivalent Checking script running on industrial EDA tools



#### Maintenance and Compatibility Rules





## CV32E405-PA/TRL2

- 4-stage, in-order, single-issue
- RV32I[M|Zmmul]CXsecure[Zba\_Z bb\_Zbs|Zba\_Zbb\_Zbc\_Zbs]Zceb\_Z cee\_Zces\_Zicsr\_Zifencei
- M/U-mode, CLINT, OBI, ePMP, PMA, bus error
- Secure core
   Reduction of side-channel attacks
- Project goal: industrial grade (TRL 5)





## CV32E40X-PA/TRL2

- 4-stage, in-order, single-issue
- RV32I[M | Zmmul][A]C[X][Zba\_Zbb \_Zbs | Zba\_Zbb\_Zbc\_Zbs]Zceb\_Zce
   e\_Zces\_Zicntr\_Zicsr\_Zifencei\_Zihp m
- M-mode, CLINT, OBI, PMA, bus error
- Compute intensive core
   CV-X-IF interface
- Project goal: industrial grade (TRL 5)





## CV32E41P - PC / TRL 2

- 4-stage, in-order, single-issue
- RV32IMCZicount Zicsr Zifencei
   [Zce][{F, Zfinx}][PULP\_XPULP][P ULP\_CLUSTER]
- M-mode, CLINT, OBI
- Starting from CV32E40P fork
- Goals:
  - Proof of Concepts to demonstrate the PPA of Zce and Zfinx RISC-V draft ISA extensions
- Project goal: Proof of concept (TRL 3) (*next may be TRL 5*)





#### CV32E20 - PC / TRL 2

- 2-stage, in-order, single-issue
- RV32{I,E}[M]CZicount\_Zicsr\_Zifencei[ \_Zce]
- M-mode, CLINT, OBI
- Low area core
  - Optimized power and area for control-oriented applications
  - Starting point lowRISC lbex (which started from ETH zero-riscy)
    - Clean-up parameters
    - Aligning IP interface with CV32E40\* cores
- Project goal: industrial grade (TRL 5)







# $\Box RE-V$ **R**pplication-class Cores





- 6-stage, in-order, single-issue
- RV{32|64}IMAC[FD]Zicsr
- M/S/U-mode, CLINT, AXI
- Flexible application core

   Linux-compatible thanks to MMU
   32 or 64 bit (CV32A6, CV64A6) from same RTL (64b from ETH, 32b from Thales)
  - L1 caches
- Project goal: industrial grade (TRL
  - Currently drafting specifications, entry point for next stages





ORE-V

#### CV64A6 - PA / TRL 4



- Verification
  - RV64GC (RV64IMAFDC), debug, interrupts, privileges... to verify
  - sim-based Step&Compare, formal verification considered
  - RVFI interface
- New documentation
  - reStructured text-based as for the other cores
- FPGA optimizations
  - Target the Xilinx Genesys2, but not a Soft-Core!





## CV32A6-PA/TRL3



- 32b version support for
  - Pipeline
  - MMU
  - Floating-point
  - Linux
- Verification
  - RV32IMAFC, debug, interrupts, privileges... to verify
  - sim-based Step&Compare, formal verification considered
  - RVFI interface
- PPA optimizations
  - ASIC
  - FPGA (vendor-independent soft-core)





## CV32A5 - PC / TRL 3



MEM INTERFACE

SYSTEM BUS

- 5-stage, single-issue
- RV32I[M][A]
- out-of-order executions
- M, [S,U] Privileged support
- Soft-core

  - Optimized for FPGA
    Starting from TAIGA from Simon Fraser University
- Project goal: TRL 4







#### CORE-V SPECS Specifications for RISC-V COREs



© OpenHW Group

May 2022

22

# Open Bus Interface (OBI) Spec



- Memory Bus spec for RISC-V cores
  - Handshake based on ARM AMBA AXI
  - Coupled Read-Write channels
  - Easily translatable to ARM AMBA protocols
    - AXI, AHB
  - Based on:

https://raw.githubusercontent.com/op enhwgroup/core-v-docs/master/cores/ cv32e40p/OBI-v1.0.pdf





# $\Box V - X - IF$ Spec



- Bus spec to allow RISC-V cores to offload RV extensions
  - CV32E40X will leverage this interface the most
  - CV32E40P and CVA6 will evaluate it
  - Based on: https://github.com/openhwgroup/core-v-xif
- Verification
  - Formal verification needed to test the spec
- Allows the cores to be agnostic about the custom extension definition





#### CORE-V Core Logic Blocks IP surrounding the CORE-V COREs



© OpenHW Group

May 2022

25

## CV-FPU-PL/TRL3



- Standalone co-processor that computes floating-point RISC-V RVF and RVD extensions
  - Parts of other projects as
    - CV32E40Pv2, CV32A6, CV64A6
- Possible starting point ETH *fpnew*:
  - Documentation
    - resTructured text documentation
  - Verification stand-alone or as part of the cores
- Project goal: industrial grade (TRL 5)





## CV-DBG-PL/TRL3



- Standalone IP that implements RISC-V Debug Module
  - Debug Transport Module, and ROM for Execution based debug
  - Parts of other projects as
    - CV32E40Pv2, CV32A6, CV64A6
- Possible starting point ETH *riscv-dbg:* 
  - Documentation
    - resTructured text documentation
  - Verification stand-alone or as part of the cores
- Project goal: industrial grade (TRL 5)





## CV-VEC-PC/TRL3



- Datapath extensions that compute vectorial instructions based on RISC-V RVV extensions
- Starting point ETH ara
  - RVB vector extensions and mixed-precision
  - SW support for ML applications
  - Implementation in Globalfoundries 22FDX
  - Support for CV64A6









- <u>DPENHW Group</u> is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the CORE-V Family of open-source RISC-V cores
- OpenHW Group & CORE-V Family of open-source RISC-V cores for use in high volume production SoCs
  - Visit the OpenHW CORE-V Cores GitHub repository and contribute
  - Learn more at <u>OpenHW TV</u>
- Follow us on Twitter <u>@openhwgroup</u> & <u>LinkedIn OpenHW Group</u>

