

Spring 2022 RISC-V Week



Tuesday 3rd to Thursday 5th May 2022

Paris

RISCEVICIOES BIC


Florian Wohlrab Sales Manager EMEA & Japan, Andes Technology 2022/May/05

Agenda

- Why RISC-V goes BIG
- Who is Andes
- Andes RISC-V Core Features
- Andes RISC-V Roadmap
- Andes RISC-V environment



RISC-V Powering Industry Leaders





RISC-V Deployment – Renesas ASSP






- Renesas Selects Andes RISC-V 32-Bit CPU Cores for its First RISC-V Implementation of ASSPs
- 2020October 01
 - TOKYO, Japan Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, today announced a technology IP cooperation with Andes Technology, an advanced supplier of RISC-V based embedded CPU cores and associated SoC development environment. Renesas selected the AndesCore[™] IP 32-bit RISC-V CPU cores to embed into its new application-specific standard products that will begin customer sampling in the second half of 2021.
 - https://www.renesas.com/eu/en/about/press-center/news/2020/news20201001.html



RISC-V Deployment - PICOCOM


- OpenRAN Family PC802
- Using 2x Andes N25F x16 clusters
 - Single issue
 - FPU (SP/DP)





PicoCom's PC802 12nm chip has 32 RISC-V cores and four have been designed to an OpenRAN control board called ORANIC

Recycling Descriptors






https://picocom.com/picocom-high-performance-soft-packet-processing-features-at-andes-technology-risc-v-con-virtual-2021/

RISC-V Deployment - HPMicro

- HPM6000 Family
- Based on Andes D45
 - Dual issue, 8-stage superscalar
 - FPU (SP/DP
 - PackedSIMD/DSP extension
- Segger support
 - Free Segger IDE for user
 - Jlink supported

国际高端MCU比较表



High Performance RISC-V General Purpose MCL 基于创新架构的高性能RISC-V 通用MCL

https://www.eet-china.com/news/202112172147.html

- OS
 - FreeRTOS
 - Zephyr
 - RT-Thread



Taking RISC-V® Mainstream

6

RISC-V Deployment – Renesas GP MPU



RZ

RZ

RZ/Five Block Diagram System

)	
	W RZ/Five	RZ/G2UL	RZ/G2LC	RZ/G2L
Main CPU	64-bit RISC-V x1	Cortex-A55 x1	Cortex-A55 x2 or x1	Cortex-A55 x2 or x1
Sub CPU	-	Cortex-M33 x1	Cortex-M33 x1	Cortex-M33 x1
Gigabit Ethernet	2ch or 1ch	2ch	1ch	2ch
CAN-FD	2ch	2ch	2ch	2ch
12-bit ADC	2ch	2ch	-	8ch
Package	13mm Square BGA * 11mm Square BGA	13mm Square BGA *	13mm Square BGA	15mm Square BGA 21mm Square BGA
1	* Pin Co	mpatible	1	

RENESAS



Oystem	
	Application Core Domain
Debugger	AX45MP Single (1GHz)
	With SIMD / FPU
16ch DMAC	I-L1\$: 32KB, D-L1\$: 32KB
Interrupt Controller	TCM(ILM/DLM) :Total 128KB (1GHz)
PLL/SSCG	
FLL/3303	L2\$:256KB
Timers	Internal Memory
1 x 32bit MTU3	SRAM: 128KB
8 x 16bit MTU3	
1 x WDT	Security
	Secure Boot
	Crypto Engine
Analog	Secure JTAG
nput 12-bit ADC (1 unit)	TRNG
Thermal Sensor	OTP 1Kbit

Interfaces
DDR4/DDR3L 16bit x 1.6/1.3Gbps
1 x SPI Multi I/O (4bit DDR)
2 x SDHI(UHS-I)/MMC
1 x USB2.0 Host
1 x USB2.0 Host / Function
2 x 100/1000 Ether MAC *
4 x I2C
2 x SCI 8/9bit (incl. IrDA)
5 x SCIF (UART)
3 x RSPI
4 x SSIF2
1 x SRC
2 x CAN
GPIO
GPIO



* : The 266pin package has one channel of Gigabit Ethernet.

2 ir

Package Information : 361pin, 13x13mm PBGA (0.5mmPitch) 266pin, 11x11mm PBGA (0.5mmPitch)



RISC-V goes BIG

- RISC-V is moving up
 - From small MCU to mid end and on the way to high end Cores
- Adoption of RISC-V is growing
 - From first AI and special use case to standard MCU's

- How to see RISC-V goes Big?
 - More adoption in more generic use cases
 - More industrial adoption
 - Automotive adoption



Who is Andes



Andes Technology Corporation

Who We Are





Quick Facts

17years in business

Delivering leading CPU IP

250+ Licensees **20K+** AndeSight IDE installations 80%

R&D

>10B+

Total shipment of Andes-Embedded[™] SoC

Taking RISC-V® Mainstream

USA 👩



TW (HQ)



Andes RISC-V Added Value and contributed extensions



Andes Added Value in RISC-V

Andes extensions to RISC-V

- Baseline ISA extension to speed up memory access and branches
- CoDense to reduce code size (12% better measured by GCC)
- PowerBrake to save power by stalling pipeline
- StackSafe HW stack protection
- vPLIC vectored dispatch and preemption(reduce 57% of latency)

- Powerful features to differentiate your products
- Create competitive edge for your systems






RISC-V DSP Extension (Packed SIMD/DSP)



- Andes contributed market-proven DSP(SIMD) as P-Extension
- Designed to accelerate slow video, audio/voice and low data rate DSP workloads
- Use standard GPR for controlling
- Functions: basic, complex, controller, filtering, matrix, statistics, transform and utility functions




Andes Custom Extension – EDA Tool



•

- ACE unlocks RISC-V's Potential of RISC-V DSA
 - Define ACE instructions to handle time critical codes
 - Another approach to co-processor or accelerators

- All-in-one **COPILOT** development environment
 - EDA Automation tool and ease of use
 - Extensions are easy to re-use, can be used as a library





Andes RISC-V and ISO26262

 ISO26262 qualification achieved (Andes certified by December 2020 up to ASIL-D)





- ASIL-B development of N25F
 - Expect Engineering Version Ready
 - Certified by SGS/TUV by Q2,2021
- More Cores to come, contact Andes


SGS	SAAR			
CERTIFICATE	NO.: FS/71/220/	20/0639 PAGE 1/1		
JCENCE HOLDER				
	GY CORPORATION GONGDAO 5TH RD., EA 19	IST DIST.,		
Project-No/-ID	LICENSED TEST MARK	Report No.		
930L	SAAR AMENALS BORN			
fested according to	150 26262:2018			
Certified Process	Development process for components up to ASE. D Version V1.0/202011	Functional Safety related		
fechnical Data/Parameter				
	15O 20202-2:2018 15O 20202-4:2018 15O 20202-5:2018	ISO 26262-6:2016 ISO 26262-6:2018 ISO 26262-9:2018		
ipecific Requirementa	The certificate is created for the purpose of providing conformity of the development and support process in accordance with ISO 28020; Changes within are not covered in the Audit Report have to be reconsidered.			
Certification B for Functional S		h, December 22 rd , 2020		
SGS-TÜV Saar (h		
	Marcu	s Rau		
9-FEV like Große, Brokenweit, 25	n integral post of this contificants 2-1127 Member, Including Science			
Abala waa ayo ta dag yaatha	B-BOP Holphan com	2		
States of Females, Spinster, Spinste				



Andes RISC-V Roadmap



AndesCore™ RISC-V Processor Lineup




Andes 45-Series CPU Cores




45-Series: Features

- AndeStar[™] V5 architecture:
 - Base: RV*GCN + Andes V5 extensions
 - N45/NX45: base
 - D45: base + P
 - A45/AX45: base + P + MMU
 - **A45MP/AX45MP**: base + P + MMU
- 8-stage in-order dual-issue
 - Independent pairs with 1 or 2 ALU insns
 - Most dependent pairs with 2 ALU insns
 - Late ALU for 0-cycle load-use penalty
- Unaligned data accesses
- Low power dynamic branch prediction
- MemBoost memory subsystem





A(X)45MP: Cache-Coherent Multicore



Cache coherence scheme


- Directory-based for scalability
- MESI coherence protocol

45MP Coherence Manager

- Support 1~4 A45/AX45
- IO coherence for cacheless masters
- L2\$ Controller (optional)
 - Up to 2MB, 2 tag&data
- Bus Interfaces
 - Memory and MMIO ports
 - LM slave ports (one per core)
 - Coherence slave port
- PLIC for global interrupt handling
- Debug/trace support
 Linux SMP ready



AE350 Pre-integrated Platforms






Andes RISC-V Vector Processor



NX27V: Overview


- 5-Stage scalar with VPU
 - Latest RV-V specification
- RVV data formats:
 - Standard: int8~int64, fp16~fp64
 - Andes-extended: bfloat16 and int4
- A powerful Vector Unit (VPU):
 - RVV starts execution after retired
 - Multiple Functional Units
 - Operating in parallel and out of order
 - Chainable, and most fully pipelined
 - VLEN & SIMD width: 128, 256, 512
- Independent memory access paths:
 - RVV load/store thru dcache and system bus
- ANDESCE load/store thru Streaming Port



Andes RISC-V environment




SoC SW Development Environment





ANDES

Andes Partners and Ecosystem



Andes Wrap up

Andes Technology : your Trusted Partner!

- Over 10 Billion Cores shipped
- 17 year old, Public Company
- ISO26262 up to ASIL-D certified

Lineup of Andes V5 RISC-V Processors

- From small power saving MCU up to powerful Vector units
- From single Core to MultiProcessor with L1 Cache/IO coherence and L2 Cache

RISC-V goes BIG

• Be sure to be future ready, add RISC-V now, talk to Andes



Taking RISC-V® Mainstream

florian@andestech.com

Thank you

RISCES



florian@andestech.com